Verification Engineers Can Aid Test

This article was written in the waning days of Tality. I had started in the Test and Prototyping group at Cadence and had worked my way into the ASIC design group 4 years later. One of my first efforts in the group was to write a test bench for a particular ASIC that would eventually be used to produce the vector “dumps”. These data “dumps” would be massaged for the test systems.

Continue reading Verification Engineers Can Aid Test